Verilog HDL Tips and Tricks